Regviz

Silicon Labs /Series0 /EZR32HG /EZR32HG320F32R67 /LEUART0 /IFC

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IFC

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/Series0/EZR32HG/EZR32HG320F32R67/LEUART0/IFC#0x0

31282724232019161512118743000000000000000000000000000000000000000000 (TXC)TXC0 (RXOF)RXOF0 (RXUF)RXUF0 (TXOF)TXOF0 (PERR)PERR0 (FERR)FERR0 (MPAF)MPAF0 (STARTF)STARTF0 (SIGF)SIGF

Description

Interrupt Flag Clear Register

Fields

TXC

Clear TX Complete Interrupt Flag
RXOF

Clear RX Overflow Interrupt Flag
RXUF

Clear RX Underflow Interrupt Flag
TXOF

Clear TX Overflow Interrupt Flag
PERR

Clear Parity Error Interrupt Flag
FERR

Clear Framing Error Interrupt Flag
MPAF

Clear Multi-Processor Address Frame Interrupt Flag
STARTF

Clear Start-Frame Interrupt Flag
SIGF

Clear Signal-Frame Interrupt Flag

Links

()

Register License

  • SPDX-License-Identifier: Zlib
  • The licensor of this software is Silicon Laboratories Inc.
  • This software is provided ‘as-is’, without any express or implied
  • warranty. In no event will the authors be held liable for any damages
  • arising from the use of this software.
  • Permission is granted to anyone to use this software for any purpose,
  • including commercial applications, and to alter it and redistribute it
  • freely, subject to the following restrictions:
    1. The origin of this software must not be misrepresented; you must not
  • claim that you wrote the original software. If you use this software
  • in a product, an acknowledgment in the product documentation would be
  • appreciated but is not required.
    1. Altered source versions must be plainly marked as such, and must not be
  • misrepresented as being the original software.
    1. This notice may not be removed or altered from any source distribution.
 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data